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Abstract: The compute-intensive multimedia applications on portable devices require power and area efficient arithmetic units. The adder is a prime building block of these arithmetic units and limits the overall performance. Therefore,
this paper analyzes the logic operations of the state-of-the-art adders and presents a novel low complexity adder segment
with new carry prediction logic by removing the redundant logic and sharing the common operations. Further, a new
power and area efficient approximate carry skip (PAEA-CSK) adder is proposed using the novel adder segment. The effectiveness of the proposed PAEA-CSK adder is evaluated and compared over the existing adders by implementing them
in VHDL and synthesizing using the Synopsys Design Compiler with the 65nm TSMC CMOS Library. The synthesis
result shows that the proposed PAEA-CSK adder requires 27.28% and 18.03% less area and power, respectively, over
the existing carry skip-based approximate adder with the same accuracy. Further, the Sobel edge detector (SED) embedded with the proposed adder improves PSNR by a minimum of 16.94 dB over the SED embedded with a nonzeroing
bit-truncation adder.
Key words: Approximate computing, carry skip adder, low-power design, error resilient applications

1. Introduction
The exponential growth of multimedia applications on modern portable devices demands highly power efficient
and low complexity processing units. The conventional design techniques exhibit trade-off between area, power,
and delay, where improving one metric degrades the other. Therefore, these design techniques fail to improve
all the parameters simultaneously. Several applications, such as multimedia and big data analysis, exhibit error
resiliency in abundance and do not require 100% accurate results [1]. Relaxing the computational accuracy with
acceptable quality may significantly reduce the area/power consumption. Therefore, approximate computing has
emerged as a new design paradigm for these applications and showed remarkable improvement in performance.
Accuracy is considered a new trade-off parameter in these applications to achieve improved design metrics.
In various signal processing systems, the arithmetic unit consumes significant amounts of area/power and
determines the performance of the design. The adder is not only the key arithmetic unit in different signal
processing systems; it is also used to implement other units such as multiplier, divider, incrementer, and
decrementer. Therefore, the design of a power and area efficient adder is the critical requirement to achieve
efficient signal processing systems.
Several design techniques have been reported to achieve high performance adder architectures. These
techniques can be classified based on computational accuracy, namely accurate, approximate, and accuracy∗ Correspondence:
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configurable design. The accurate design techniques exploit resource sharing and/or redundant logic elimination,
whereas approximate design techniques identify and compute the sum of nonsignificant parts using approximate
computing [2]. The accuracy-configurable designs are nothing but approximate designs with error detection and
correction (EDC) logic to achieve the desired accuracy–performance trade-off. In accurate adder designs, the
ripple carry adder (RCA) is the simplest design but exhibits large carry propagation delay. Therefore, several
high speed adders are presented in the literature [3]. For example, the carry look-ahead (CLA) adder computes
carry signals in advance to reduce delay but shows large area overhead. Further, the carry select adder (CSLA)
[4, 5] and carry skip adder (CSKA) [6] provide reduced delay with additional area and power consumption. On
the other hand, to achieve an area and power efficient design, approximate adders are implemented either using
a simplified full adder [7] or by designing approximate sum logic for few least significant bits (LSBs) [8, 9]. The
approximate sum logic is designed such that overall error is minimized. Further, a generic approximate carry
skip adder (ACSKA) in which previous v -segments are used to predict the carry-in for the current segment is
presented in [10]. The consideration of more segments for carry prediction improves the accuracy at the cost
of large delay and area. Although the approximate adders provide improved design metrics with acceptable
amount of error, they require large redesign efforts to achieve an approximate design with different accuracy–
performance trade-off.
There are several applications that require different accuracy under different conditions; for example, a
security camera requires clearer images once the object is detected [11]. For these applications, the accuracy of
the adder should be reconfigurable during run-time to achieve maximum power benefits with acceptable quality.
An accuracy configurable adder (ACA) [11] computes the approximate sum using subadders and provides
accurate results by adding the error value to the next pipelined stages. Therefore, it provides trade-off between
computational latency and accuracy. A reconfigurable approximate CLA (RAP-CLA) adder [12] considers fixed
w terms (window) of carry expressions (conventional CLA) for carry generation during approximate mode, while
conventional CLAs carry expressions in accurate mode. Although the RAP-CLA shows high performance, it
requires large power and area overhead due to the use of multiplexers for switching between accurate and
approximate mode. Finally, a scalable nonzeroing bit-truncation (NzBt) adder is presented in [13] that can
switch between accurate and approximate mode using the control signal. In approximate mode, the NzBt fixes
certain LSB of input operands to complementary values, which leads to output sum bits with constant logic ‘1’.
Among the recent approximate adders, the approximate carry skip (CSK) adder provides better trade-off
between area, delay, and power performance. However, the existing CSK-based approximate adder exhibits
redundant logics in its design. Therefore, it could be possible to develop an area and power efficient CSK-based
approximate adder by identifying and eliminating redundant logics. The key contributions are as follows:
• An analysis of state-of-the-art CSK adders on the basis of logic complexity is presented.
• A novel low-complexity approximate adder segment with new carry prediction logic is proposed by
removing the redundant logic operations.
• A new power and area efficient approximate carry skip (PAEA-CSK) adder is presented using the proposed
adder segments.
The rest of the paper is organized as follows: section 2 presents related work to achieve low power
approximate/accuracy-configurable adders. Section 3 presents a comprehensive analysis of existing adders
based on the logic complexity. The low complexity CSK adder segment is presented in section 4, while the
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proposed area and power efficient adder is presented in section 5. Section 6 presents the simulation environment
and comparative analysis of the proposed adder over the existing. Finally, section 7 concludes the paper.
2. Related work
A low complexity arithmetic unit is the essential requirement of all modern devices to achieve efficient signal
processing. Since the adder is the basic building block of any arithmetic unit, several accuracy configurable
adder architectures are reported in the literature. Based on the computational accuracy, our review is broadly
divided into three categories, namely accurate, approximate, and accuracy-configurable adders, and is presented
in the following subsections.
2.1. Accurate adder architectures
Among the several accurate adder architectures, RCA is the simplest and shows linear area and delay characteristic with bit-width. The worst case delay occurs when carry propagates from LSB to most significant bit
(MSB), making this design the slowest one. Various high speed adders, namely CLA, CSKA, and CSLA, are
presented to reduce the delay. The CLA precomputes carry-in signals for each intermediate stage of addition
and thus eliminates carry propagation. The combinational logic for generating carry-in is bulky for more than
four bits. The CSKA reduces the carry propagation delay by implementing architecture such that input carry
will be either killed in the segment or skipped when the propagate condition is asserted. In the CSLA, partial
sum is computed under the assumption of carry-in as logic ‘0’ and ‘1’. The carry-in signal is used to select
the correct sum and output carry instead of computing it, thus significantly reducing the delay of the adder.
Although several redundant logic elimination techniques are presented to reduce the area of these adders [4–6],
the area overhead of these high speed adders is very large, making these designs area/power inefficient. The
following subsection presents approximate adders that leverage relaxation in computational accuracy to achieve
power/area efficient designs.
2.2. Approximate adder architectures
Most of the approximate adders are implemented by either using an approximate full adder (FA) or employing
specific logic to generate an approximate sum for a few LSBs. In [7], five different approximate FAs are
presented by selectively eliminating some transistors from accurate mirror adders. In [14], XOR/XNOR-based
approximate FAs with reduced node capacitances and power consumption are presented. These FAs are then
used at some LSBs to design a large bit-width approximate adder. On the other hand, Zhu et al. [8] presented
an error tolerant adder (ETA) where inputs are divided into two parts: an upper part containing a few MSBs
and a lower part containing the remaining LSBs. The conventional accurate adder is used to compute the sum
of MSBs to reduce the amount of error, while simplified logic is used to compute the sum of LSBs. It reduces
the power and delay significantly at the cost of large error when small inputs are added. In [9], some OR
gates compute an approximate sum for the lower part to reduce the delay at the cost of large error. To reduce
the amount of error, a lower part constant-OR adder (LOCA) is presented in [15]. The LOCA systematically
computes an approximate sum by employing constant logic ‘1’ for a few LSBs, OR gates for the next few MSBs,
and an accurate logic for the remaining MSBs. Recently, a reverse carry propagate FA is presented in [16], where
the significance of the carry-in is more than that of the carry-out. A process tolerant adder is presented in [17]
that provides low power and high performance even under high process variation. Along with these techniques,
various segment-based approximate adders are also presented. These adders compute an approximate sum for
each segment using subadders and consider carry-in for each subadder to a few previous segment(s). ETA-II,
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ETA-IIM [18], and carry skip approximate adders [10, 19] are based on segmentation that truncates carry
propagation. Further, the probabilistic error analysis of these segment-based adders is presented in [20, 21]. To
increase the applicability of approximate designs, various accuracy configurable architectures are also presented,
which are reviewed in the next subsection.
2.3. Accuracy configurable architectures
In the direction of variable accuracy design, most of the architectures employ an approximate adder to compute
the sum and with EDC logic to achieve golden output whenever required. The generic accuracy configurable
adder (GeAr) [22] changes the inputs to the subadders and reevaluates the partial sums to achieve output
with higher accuracy. Further, five variable latency speculative adder (VLA) architectures based on a high
performance parallel prefix adder are presented in [23]. The VLA reduces large errors using simple EDC logic,
which occurred in 2’s complement addition. A new carry maskable FA (CMFA) is presented in [24], which is
then utilized at a few LSBs to design a carry maskable adder (CMA). Although the CMA reduces dynamic power
consumption over the conventional FA, it delivers very high error rate. An iterative accuracy programmable
adder is proposed in [25] that can reconfigure the probability of getting correct output. A high speed CSLA
architecture that provides improved power-delay product (PDP) using a Manchester carry chain is presented in
[26].
Recently, a simple accuracy reconfigurable adder (SARA) was presented in [27] that divides the operands
into multiple smaller-sized segments and computes the approximate sum using predicted or accurate carry-in.
In the SARA, the predicted carry-in is generated by the previous one bit and therefore provides a large error rate
when operated in approximate mode while exhibiting poor performance over the RCA when operated in accurate
mode. Finally, a quality scalable nonzeroing bit-truncation (NzBt)-based adder is presented in [13], where
additional control logic is added at a few LSBs to force input operands into complementary values. Although
the NzBt adder reduces power consumption when operated in approximate mode, it requires a significantly large
area and consumes more power over the exact RCA when operated in accurate mode. Recently, a RAP-CLA
[12] was presented in which the longest carry propagation path is truncated when operated in approximate
mode. However, the complexity of the RAP-CLA is large, which makes it power and area inefficient.
From the literature review, it is observed that RCA-based approximate adders show high power and
area efficiency at the cost of large delay. On the other hand, CLA-based approximate adders provide higher
performance with small area/power penalty. The approximate adders based on the CSK technique provide
moderate design parameters between RCA and CLA. Therefore, to achieve high performance design, in the
present paper CSK-based adders are reviewed in detail and novel architecture is presented.

3. Analysis of state-of-the-art carry skip adders
From the literature review, it can be seen that the adders presented in [6] and [10] are the best available
CSK scheme-based accurate and approximate adders, respectively. Detailed analysis of the logic operations
involved in these adders is required for the identification of redundant logics to reduce the implementation
complexity. These adders are built by cascading the small-size adders (called segments) of identical or variable
sizes. Therefore, an m -bit adder segment is considered for the analysis. This section presents an analysis of the
accurate adder segment followed by the approximate adder segment.
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3.1. Analysis of the accurate adder segment
An m-bit j th adder segment of the CSK adder presented in [6] is shown in Figure 1. It consists of an m-bit
RCA, an incrementation block, and an output carry generation logic. The RCA computes the intermediate
sum ( s0 = {s0m−1 , s0m−2 , · · · s00 } ) and carry-out ( cjout ) signals using m -bit inputs ( x and y ). An incrementation
block computes the final sum bits ( s = {sm−1 , sm−2 , · · · s0 } ) from the intermediate sum signals and input carry
cjin . The final output carry signal ( cj+1
in ) is generated in complement form using AND and AOI gates.

Figure 1. The j th segment of the accurate adder [6].

The logic operations performed in this adder segment are as follows:
Logic operations performed in RCA:
pi = xi ⊕ yi ; gi = xi · yi

(1a)

ci = gi + pi · ci−1 ; c−1 = 0

(1b)

cjout = cm−1

(1c)

s0i = pi ⊕ ci−1

(1d)

Output carry generation operation:
j
j
cj+1
in = cout + cin ·

m−1
∏

s0i

(1e)

i=0

Logic operations performed in the incrementation block:
zi = s0i · zi−1 ; z−1 = cjin

(1f)

si = s0i ⊕ zi−1 ,

(1g)

where 0 ≤ i ≤ m − 1. From above equations, we observed that:
i The computation of the ith sum bit requires three XOR operations (first computes propagate ( pi ), second
computes intermediate sum ( s0i ), and the third computes final sum ( si )).
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ii Similarly, the output carry requires two XOR operations (first computes propagate ( pi ), whereas the
second computes intermediate sum ( s0i )) and AND-OR-Invert operation.
If we use a propagate signal to generate sum and carry bits in place of the intermediate sum, it will save
m -XOR operations in the m-bit adder segment. Therefore, the existing adder [6] exhibits redundant operations
that can be eliminated to achieve an adder segment with low-logic complexity. The next subsection presents an
analysis of the existing approximate adder segment.
3.2. Analysis of the approximate adder segment
An m-bit j th adder segment [10] is shown in Figure 2. It consists of a subcarry generator (SCG), multiplexer
selection logic (MSL), multiplexer (MUX), and m-bit subadder (SA). The SCG produces output carry ( cjout )
and a group propagate ( P j ) signal. The MSL generates select signals for the MUX to select the desired carry out
using group propagate signals ( P j , P j−1 · · · ) generated by SCGs. The subadder produces sum bits using m-bit
inputs ( x and y ) and carry in ( cjin ) that comes from the previous segment. The logic operations performed in
the j th SCG and subadder are given by (2).

Figure 2. The j th segment of the approximate adder presented in [10].

Logic operations perfomed in SCG:
pi = xi ⊕ yi ; gi = xi · yi

(2a)

P j = pi−1 · pi−2 . . . p0

(2b)

cjout = gi−1 + pi−1 · gi−2 + · · · + pi−1 · · · p1 · g0

(2c)

Logic operations performed in SA:
pi = xi ⊕ yi ; gi = xi · yi

(2d)

ci = gi + pi · ci−1 ; c−1 = cjin

(2e)

si = pi ⊕ ci−1 ,

(2f)

where 0 ≤ i ≤ m − 1. It can be observed that (2a) and (2d) are identical. Therefore, one set of propagate
and generate operations can be removed and the other set can be shared between SCG and SA, which saves
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m -XOR and m-AND operations. The MSL circuit and carry selection MUX are different for the different
values of v (representing number of carry-out signals generated by SCGs used for carry prediction). Although
the microarchitecture of the MSL and MUX is not given in [10], the implementation corresponds to the given
functionality as shown in Figure 3 for v = 2, 3 , and 4. From Figure 3, it can be seen that the logic circuit of
MSL is different for different value of v , i.e. there is no regularity. If the MSL and carry selection MUX are
designed with the regular structure, the resultant design would eliminate the irregularity and would provide a
low complexity design.

Figure 3. MSL circuit and carry selection multiplexer of the approximate adder segment [10] with a truth table for
v = 2, 3, and 4 .

4. Proposed low-complexity approximate adder segment
The proposed low-complexity approximate carry-skip adder segment shown in Figure 4 is derived on the basis
of the analysis presented in the previous section. It consists of a subcarry generation cum propagate-generate
(PG) unit, final sum-generation (FSG), unit and a new carry prediction logic (CPL) called New-CPL. The
SCG cum PG unit computes the propagate ( p = {pm−1 , pm−2 , · · · p0 }) and generate ( g = {gm−1 , gm−2 , · · · g0 }),
group-propagate ( P j ), and carry-out ( cjout ) signals from the m-bit inputs ( x and y ). The final sum ( s =
{sm−1 , sm−2 , · · · s0 } ) is produced by the FSG unit using p , g , and cjin signals. The SCG cum PG and FSG
units perform the following logic operations:
Operations performed in SCG cum PG unit:
pi = xi ⊕ yi ; gi = xi · yi
j

m−1
∏

(3a)

pi

(3b)

cjout = gi−1 + pi−1 gi−2 + · · · + pi−1 . . . p1 g0

(3c)

P =

i=0

Operations performed in FSG unit:
ci = gi + pi · ci−1 ; c−1 = cjin

(3d)

si = pi ⊕ ci−1 ,

(3e)
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x
j
c out

y

m-bit

SCG cum PG Unit
Pj

g

p
FSG Unit

coutj
j-1
c out
Pj
P j-1

m-bit

c inj
c j-1ou
t
c j-2
out
P
P j-1

New-CPL
m-bit

c inj+1

j-2

s

Figure 4. Proposed approximate adder segment with the new carry prediction logic.

where 0 ≤ i ≤ m − 1 . The operation of New-CPL is described in the truth tables shown in Figure 5
for different values of v . The logic circuits are developed for New-CPLs according to their operations (given in
truth table) using 2-to-1 multiplexer(s) as shown in Figure 5 for v = 2, 3 , and 4. Further, it is observed that if
group propagate output bit ( P j ) of the SCG cum PG unit is set to logic ‘1’, its carry-out bit ( cjout ) will always
be logic ‘0’, i.e. if P j = 1 then cjout = 0 . Therefore, the design of CPL by exploiting this property requires
only one AND and one OR gates in place of a 2-to-1 multiplexer, which provides the saving of one AND and
one NOT gates. It is clear that the proposed New-CPLs exhibit low-logic complexity with a regular structure
over the carry prediction logic of [10]. The logic diagram of the proposed adder segment is shown in Figure 6.

Figure 5. Truth tables and logic circuits of New-CPL for v = 2, 3, and 4 .

This circuit is derived using Boolean expressions given by (3) and AND-OR implementation of the proposed
New-CPL. It can be observed from Figure 6 that the proposed adder segment has low-logic complexity and
exhibits structural regularity. Although in Figure 6 the New-CPL is implemented for v = 4 , it can be extended
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to any value of v by addition/deletion of AND-OR logic. The logic complexity analysis of the proposed adder
segment is presented in the next subsection.

Figure 6. Logic diagram of the proposed j th approximate adder segment with New-CPL ( v = 4 ).

4.1. Theoretical analysis of the logic complexity
For the theoretical logic complexity analysis, we have taken area of 2-input AND, 2-input OR and NOT, 2-input
XOR, and 3-input AOI gates from the TCBN65GPLUS TSMC 65 nm core library databook [28]. The areas
of AND, OR, NOT, XOR, and AOI are 6, 6, 2, 12, and 6, respectively, in terms of transistor count. Based on
the transistor count, the area estimation relation is given by (4).
Area = 6Na + 6No + 2Ni + 12Nxor + 6Naoi ,

(4)

where Na , No , Ni , Nxor , and Naoi represent the gate counts of AND, OR, NOT, XOR, and AOI gates,
respectively. Using (4), the total area of each design can be calculated by using the total gate count in the
design. The generalized gate counts of m -bit proposed and existing adder segments are given in Table 1. Using
the gate count given in Table 1 and (4), we have calculated the area of the proposed and existing adder segments
for 8, 16 , and 32 bits, and the calculated values are presented in Table 2 for comparison. Table 2 shows that the
adder segments proposed in [10] and [6] require 30.15% and 8.7% more area over the proposed adder segment.
Consequently, it is expected that the approximate adder built from the proposed adder segment will occupy
less area and consume less power over the existing approximate adder of [10].
5. Proposed PAEA-CSK adder
The generalized architecture of the proposed PAEA-CSK adder shown in Figure 7 is derived from the proposed
adder segment (shown in Figure 4). It receives n -bit inputs ( A and B ) and computes the n -bit sum S and carry
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Table 1. General expressions for gate counts in m -bit CSK adder segments.

Gates
AND
OR
NOT
XOR
AOI

Area (in terms of gate count)
ACC-AS [6] APP-AS [10]
4m − 3
5m − 3 + αa
m−1
2m − 2 + αo
−−
αi
3m − 1
3m − 1
1
−−

Proposed
4m + v − 5
2m + v − 3
−−
2m
−−

ACC-AS: Accurate adder segment, APP-AS: Approximate adder segment,
v : number of carry-out signals (with carry-in = ‘0’) generated from
the segments (e.g., v = 1 indicates current segment only while v = 2
indicates current and previous one segment) used for carry prediction,
(αa , αo , αi ): Number of AND, OR and NOT gates respectively in MSL
and MUX for given value of v.

Table 2. Theoretical comparison of the area for CSK adder segments.

Adder Segment
ACC-AS[6]

APP-AS[10]

Proposed

Bit-width (m)
8
16
32
8
16
32
8
16
32

Area (transistor count)
498
1026
2082
602
1226
2474
462
942
1902

Excess Area (%)
7.79
8.91
9.46
30.30
30.14
30.07
−−
−−
−−

ACC-AS: Accurate adder segment, APP-AS: Approximate adder segment. For area estimation v = 2 is considered.

Figure 7. Generalized proposed n -bit approximate adder architecture.
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( cout ) signal. In the proposed adder, conventional RCA subadder is used at the first and last stages to reduce
the logic complexity. The RCA-I computes m -bit sum ( Sm−1:0 ) and carry-out signal ( c0out ) using lower m -bits
of the inputs, whereas the RCA-II computes m MSBs of sum and output carry using m MSBs of input operands
n

m
and carry-in ( cin

−1

) signal received from the previous segment. On the other hand, an intermediate j th segment

j
j−2
receives m -bit inputs ( Ajjm−1:(j−1)m and Bjm−1:(j−1)m
), carry-in ( cjin ), carry outputs ( cj−1
out , cout , · · · ), and
j−1
j−2
j
group propagate signals ( Pout
, Pout
, · · · ) from previous segments, and generates the sum ( Sjm−1:(j−1)m
), carry
j
j
output ( cj+1
in ), group propagate ( P ), and output carry ( cout ) signals, where 1 ≤ j ≤

n
m

. The synthesis results

and quality analysis are presented in the next section to evaluate the efficacy of the proposed design.
6. Synthesis results and quality analysis
To evaluate their effectiveness, the proposed and existing designs are implemented in VHDL and synthesized
by Synopsys Design Compiler (SDC) with the 65nm TSMC CMOS Library. Further, the quality analysis is
done by implementing them in MATLAB and simulating with one million random input patterns. Finally, the
quality analysis of the proposed adder in a real application is performed by implementing the Sobel edge detector
(SED) embedded with the proposed and existing adders. These SEDs are simulated with the benchmark Lena
image and error metrics are computed [29]. The following subsections first provide the synthesis results of adder
segments followed by the synthesis results of approximate adder architectures and finally present the quality
analysis of these adders as a standalone unit and in the application.
6.1. Synthesis results of adder segments
We have implemented the proposed and existing adder segments for different bit widths ( m = 8, 16 , and 32 with
v = 2 ) and synthesized them to achieve design metrics. The area, delay, and power reported by the SDC for
various adder segments are listed in Table 3. The synthesis result of Table 3 confirms the theoretical calculations
given in Table 2. The proposed adder segment on average (for the different bit widths) consumes 20.97 % and
13.14 % less power over the adder segment of [6] and [10], respectively. The comparison of area-delay product
(ADP) for the proposed and existing adder segments is shown in Figure 8.
It can be observed from Figure 8 that the proposed adder segment on average reduces ADP by 55.3% and
46.7% over the adder segment presented in [6] and [10], respectively. From the synthesis results, it is clear that the
proposed design is efficient in terms of ADP and power. Therefore, it is expected that the proposed approximate
adder (shown in Figure 7) will provide significant power and ADP saving over the existing approximate adders.
6.2. Synthesis results and quality metrics analysis of the proposed PAEA-CSK
We have implemented the 16-bit proposed (using the generalized architecture shown in Figure 7) and the existing
approximate CSK adder (reported in [10]) for different set of m and v values (e.g., m = 2, v = 2; m = 4, v =
2; m = 2, v = 3) , in VHDL. We have also implemented 16-bit RAP-CLA with window size equal to 4 [12] and
NzBt adder [13] for comparative analysis. The area, delay, and power as tabulated in Table 4 are obtained from
synthesis using SDC. From the synthesis results, it is clear that the proposed approximate adder on average
(for different set of m and v values) reduces ADP and power by 33.36% and 18.03% , respectively, over the
existing similar adder design [10]. The proposed 16-bit adder (with m = 2, v = 3 ) consumes 47.03% less power
453
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Table 3. Comparison of ASIC synthesis results for CSK adder segments.

Adder Segment
ACC-AS [6]

APP-AS [10]

Proposed

Bit width (m)
8
16
32
8
16
32
8
16
32

Delay (ns)
0.37
0.69
1.35
0.35
0.68
1.29
0.33
0.65
1.26

Area (µm2 )
360.7
661.3
1310.0
326.1
566.2
1114.9
206.6
288.0
588.9

Power (µW)
10.97
22.62
46.00
10.06
20.31
42.09
8.84
17.77
35.87

ACC-AS: Accurate adder segment, APP-AS: Approximate adder segment.
Power is estimated with normalized clock at 200 MHz.

2000

ACC -AS

APP -AS

Proposed

1800
ADP (um 2 .ns)

1600
1400
1200
1000
800
600
400
200
0

8

16
32
Bit -width ( m )

Figure 8. Comparison of area-delay products (ADPs) of adder segments for varying bit width.

and occupies 77.99% less area and also offers 79.82% less ADP over the RAP-CLA [12]. Further, the proposed
16-bit adder (with m = 2, v = 3 ) offers 60.0 % less delay and 60.48% less ADP over the NzBt adder [13].
For the assessment of the adder output quality, we have evaluated the mean error distance (MED),
normalized error distance (NED), and error rate (ER) of the proposed and existing approximate adders, and
they are summarized in Table 4. The quality result shows that the proposed adder, on average, for the different
set of design parameters ( m , v ) provides 56.13%, 55.41%, and 67.43% less MED, NED, and ER, respectively,
over the RAP-CLA [12]. Compared to NzBt [13], the proposed adder (with m = 4 and v = 2 ) involves 97.49%
less NED and 96.98% less ER. Since the proposed architecture is implemented with reduced complexity without
changing the functionality of [10], the quality metrics of the proposed adders are the same as those of [10].
Finally, for the quality analysis in the application, SEDs embedded with the proposed and existing adders are
implemented and simulated with the Lena image. Since the quality metrics of the proposed and [10] are the
same, only images processed by the SEDs with the proposed adders are shown in Figure 9. Further, the SED
with the proposed adder provides a minimum of 16.94 dB higher PSNR over the SED embedded with the NzBt
adder [13]. From Figure 9, it can be observed that the proposed adders provide acceptable image quality with
higher power efficiency over the RAP-CLA [12].
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Table 4. Comparison of ASIC synthesis results and quality metrics for 16-bit adders.

Adder

m, v

NzBt [13]
RAP-CLA [12]

−−
−−
2, 2
4, 2
2, 3
2, 2
4, 2
2, 3

ACSKA [10]

Proposed

Design
Delay
(ns)
0.55
0.24
0.20
0.30
0.26
0.19
0.28
0.22

metrics
Area
(µm2 )
451
2024
520
596
754
449
433
445

Quality metrics
Power
(µW)
14.53
27.48
17.63
20.60
18.33
15.40
16.30
14.55

ADP
(µm2 × ns)
248.0
485.8
104.0
178.9
196.0
85.3
121.4
98.04

MED

NED

85.13
2080
2042
555.21
140.28
2042
555.21
140.28

0.334
0.0308
0.0307
0.0084
0.0021
0.0307
0.0084
0.0021

Error Rate
(%)
99.99
20.99
13.69
3.02
3.8
13.69
3.02
3.8

ADP: area delay product, m: bit width of the segment, v : number of carry-out signals generated from the segments
(e.g., v = 1 indicates current segment only while v = 2 indicates current and previous one segment) used for output
Êcarry prediction. Power is estimated with normalized clock at 200 MHz, MED: mean error distance,
NED: Normalized error distance.

Figure 9. Lena image (256 × 256): a) original image, edge detected by Sobel edge detector embedded with b) accurate
c) NzBt, d) RAP-CLA, and proposed adders with e) m = 2, v = 2 f) m = 2, v = 3 , and g) m = 4, v = 2 .

7. Conclusion
In this paper, various logic operations performed in the existing adder architectures are analyzed and redundant
operations are identified. Further, a novel approximate adder segment architecture is presented by eliminating
redundant logic and sharing common logics. The synthesis results show that the proposed adder segment
provides on average 13.14% less power and 46.7% less ADP than the ACSKA segment. Using the proposed
adder segment, a new approximate adder is proposed that reduces implementation complexity and power over
the existing approximate adders. The 16-bit proposed approximate adder was found better in terms of power
consumption and ADP than the best available approximate adder. Finally, the proposed approximate adder on
average (for different set of m and v values) reduces 33.36% and 18.03% ADP and power, respectively, over
the existing ACSKA.
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